
Pradeep Kumar Nalla
Pradeep K. Nalla is working as a Formal verification Engineering Manager at Apple, St. Albans, Greater London, UK.... | United Kingdom
*50 free lookup(s) per month.
No credit card required.
Pradeep Kumar Nalla’s Emails na****@gm****.net
Pradeep Kumar Nalla’s Phone Numbers No phone number available.
Social Media
Pradeep Kumar Nalla’s Location United Kingdom
Pradeep Kumar Nalla’s Expertise Pradeep K. Nalla is working as a Formal verification Engineering Manager at Apple, St. Albans, Greater London, UK. He received B.E. Degree in Computer Science from Madras University; M.S. Degree in Computer Science from Dresden University of Technology, Germany. Dr.rer.nat. (Ph.D.) in Technical Computer Science from University of Tuebingen, Germany. He has (co-)authored around 20 papers in various conferences and workshops - including DATE, DAC, ICCAD, VLSI, PDMC, HLDVT, FDL and GI/ITG/GMM. He currently holds 13 US patents. In the past (during doctoral studies and working at IBM) he served as a reviewer for many of the top-tier conferences and journals. Most recently he has co-reviewed Formal Verification papers for DAC 2022 and 2023. Expertise: 1) Formal verification: Model/Equivalence checking based on BDDs, SAT solvers and Temporal logics (LTL and CTL) 2) Formal verification execution - Formal modelling for backend verification 3) Efficient distributed verification 4) Formal and semi-formal verification of embedded software 5) Forward, reverse and roundtrip engineering from UML models 6) UML profile generation
Pradeep Kumar Nalla’s Current Industry Apple
Pradeep
Kumar Nalla’s Prior Industry
Electronics
|
Advanced Micro Devices
|
Fraunhofer Institute For Integrated Circuits
|
University Of Tuebingen
|
Atrenta
|
Ibm
|
Test And Verification Solutions
|
Apple
Not the Pradeep Kumar Nalla you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Apple
Formal Verification Manager at Apple
Sun May 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Apple
Formal Verification Engineer at Apple
Sun Jul 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Apr 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Test And Verification Solutions
Senior Test and Verification Engineer at T&VS UK, Contractor at ARM Ltd, Sheffield, UK.
Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Ibm
Advisory R&D Engineer
Thu May 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)
Ibm
Senior Staff R&D Engineer
Sun Jan 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Apr 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Atrenta
Consulting Engineer
Tue Jun 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Dec 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Atrenta
Principal Engineer
Mon Sep 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat May 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
University Of Tuebingen
Doctoral Research Candidate
Thu Jan 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)
Fraunhofer Institute For Integrated Circuits
Master Thesis Student
Fri Aug 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jan 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time)
Advanced Micro Devices
Internship
Sun Sep 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jan 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)
Electronics
Internship
Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Mar 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)